A low-voltage controller-based all-digital phase-locked loop (ADPLL) utilized in the medical implant communication service (MICS) frequency band was designed in this study. In the proposed design, controller-based loop topology is used to control the phase and frequency to ensure the reliable handling of the ADPLL output signal. A digitally-controlled oscillator with a delta-sigma modulator was employed to achieve high frequency resolution. The phase error was reduced by a phase selector with a 64-phase signal from the phase interpolator. Fabricated using a 130-nm CMOS process, the ADPLL has an active area of 0.64 mm 2 , consumes 840 μW from a 0.7-V supply voltage, and has a settling time of 80 μs. The phase noise was measured to be −114 dBc/Hz at an offset frequency of 200 kHz.
Introduction
Biomedical radio-frequency (RF) transceivers require miniaturized forms with a long battery life and low power consumption. It is usually preferable for implantable medical devices to be fully-integrated on a single chip to realize easier surgery and encapsulation for high biocompatibility.
The medical implant communication service (MICS) band in the frequency range of 402 to 405 MHz is widely used for medical RF transceivers because MICS band signals have reasonable propagation characteristics in the human body and are well suited to achieve a good trade-off between size and power [1] , [2] .
There are many challenges associated with the implementation of the RF front-end in implantable medical devices such as pacemakers, implantable cardioverter defibrillators, and neurostimulators because their application requires extremely low power consumption, minimal external components, and high reliability. The basic system requirements of RF transceivers for medical implantable devices are as follows [2] . To increase battery life, the current of RF transceivers should be limited to below 6 mA during MICS band communication. The use of few external components provides a higher reliability, lower cost, and smaller size. RF modules for pacemakers must be no more than approximately 3 mm × 5 mm × 10 mm. Pacemaker applications Manuscript currently demand a reasonable data rate of over 20 kbps with higher data rates projected for the future. Their operating range is typically over 2 m because the MICS band is designed to improve upon the very-short-range inductive link.
In particular, the frequency synthesizer is one of the most critical building blocks of the RF front-end. Phaselocked loops (PLLs) are widely used in many communication systems to perform frequency synthesis or clock and data recovery. Analog PLLs based on charge-pumps are still widely used, but all-digital PLLs (ADPLLs) have been attracting more attention because of their significant advantages over their analog counterparts. ADPLLs, which interface to allow peripheral circuitry to be digitally implemented, provide low-voltage operation compatibility under process and temperature variations with a shorter system turnaround-time [3] . Hence, ADPLLs provide several benefits to duty-cycled battery-operated systems, including MICS transceivers, wireless sensor nodes, and wireless telemetry devices. In the design of an ADPLL, realizing a low level of spurs and high resolution are challenges to achieving fully-integrated high-performance ADPLL architecture.
In ADPLLs, time-to-digital converters (TDCs) have been replacing conventional phase-frequency detectors (PFDs) and charge-pumps [4] . The resolution of the TDC is very important in the performance of the ADPLL because low resolution causes in-band phase noise. TDCs require advanced CMOS technology and additional system complexity to achieve high resolution and thereby have high power consumption. Additionally, TDCs are sensitive to process, voltage, and temperature variation. Such high sensitivity can cause poor linearity and non-uniform phase detector gain, resulting in widespread spur generation. Hence, we consider a TDC-less controller-based ADPLL for high performance and low complexity. The digital implementation of a controller reduces the silicon die area and eliminates external loop filter components. This paper describes the proposed controller-based ADPLL, which is fabricated using a 130-nm CMOS process. The circuit is intended for medical implantable transceivers operating in the MICS band and is based on a programmable integer-N PLL. In our previous studies [5] , [6] , we confirmed the system stability and functionality of controller-based ADPLL through phase-domain modeling. In this paper, we focus on circuit design and implementa-Copyright c 2016 The Institute of Electronics, Information and Communication Engineers tion details as well as measurement results in the MICS frequency band for medical applications. Section 2 presents the controller-based ADPLL architecture. Section 3 describes the circuit design and implementation. The measurement results are presented in Sect. 4, and the performance of the proposed ADPLL is compared with that of related devices previously reported in the literature. Finally, conclusions are drawn in Sect. 5. Figure 1 shows the top-level architecture of the designed ADPLL. It consists of a PFD, a controller, a digitallycontrolled oscillator (DCO), a phase interpolator (PI), a phase selector (PS), and a programmable frequency divider. The proposed ADPLL has a secondary phase selection path to select the phase with the least error from the phases generated by the PI. Furthermore, the phase of the ADPLL output signal is pre-settled by the phase selection, thereby reducing the phase acquisition time of the ADPLL. The feedback path includes a programmable frequency divider that divides the output signal for comparison with a reference signal. The PFD detects both the phase and frequency differences between the reference and feedback signals (REFclk and FBclk, respectively, in Fig. 1 ). The pulse widths of the PFD outputs (UP and DN) indicate the phase difference. The controller then measures the UP and DN pulses to digitize the phase differences. The accumulator in the controller counts the phase error using the time resolution of the CLK of the controller. Based on the phase and frequency errors, the controller adjusts the digital control words. The frequency and phase control words are generated by the division (/) and modulo (%) operations, respectively. The DCO generates a signal whose output frequency is tuned with the digital control word CNT freq from the controller. Based on the phase control word CNT phase , the PS selects one of the multiphase signal generated by the PI with the least phase error. The phase of the output signal is pre-settled by phase selection, as described above.
Architecture of All-Digital Phase-Locked Loop

Phase-Domain ADPLL Model
The controller-based ADPLL is a discrete-time sampled system implemented with all digital components. Therefore, the z-domain representation is the most accurate without requiring approximations [7] . Figure 2 shows the discrete- time z-domain model of the ADPLL, where K dco is the gain of the DCO and K pi is the gain factor from the PS. The variables Δθ r and Δθ 0 are the excess reference and feedback phases, respectively, and the sampling rate is the reference frequency f r .
The controller has two types of digital control words based on the counter operation, and its two transfer functions K cnt,dco and K cnt,ps for the DCO and PS in discrete-time z-domain are respectively given by [5] , [6] 
where x is the floor function, and yields the largest integer not greater than x, θ e is the phase error, b f rac is the number of digits of a fractional part of the DCO input, N is the frequency division ratio, M PI is the number of phases generated through the PI, and z=exp(s/ f r ). The expressions on the right-hand sides of Eqs. (1) and (2) correspond to the Verilog-hardware description language (HDL) description of the controller in this study. Within a small-signal analysis, to simplify the ADPLL analysis, K cnt,dco (z) and K cnt,ps (z) are approximated as α f +ρ/(z − 1) and α p , respectively. The multiplication factors α f and ρ are the loop parameters, and α p is the phase compensation factor. To simplify the mathematical expressions, the scaled factors are given as α f n =K dco α f /N, ρ n =K dco ρ/N, and α pn =K pi α p /N. The ADPLL has been mathematically analyzed as z-domain and linearly approximated s-domain models in [5] , [6] , [8] . It is common to approximate the z-transform as a linear continuous-time system in the s-domain. The sampling rate f r must be at least 10 times the PLL bandwidth [9] , such that the approximation z=exp(s/ f r )≈1+s/ f r is vaild. From Appendix, the phase selection path generates additional zero, and it affects the system parameters. As a result, the phase selection can enhance the tunability of zero in the open-loop transfer function. Generally, the closedloop function of the ADPLL exhibits classical two-pole system behavior. For this phase model to be compared with the classical two-pole system transfer function, the phase error transfer function is expressed as 
where f n =ω n /2π= ρ n /(1 + α pn ) f r /2π is the natural frequency and ζ=α f n /2 (1 + α pn ) · ρ n is the damping factor. The additional phase compensation factor α pn affects factors ζ and f n . The phase and frequency errors are eliminated by the closed-loop system. The inclusion of the phase compensation factor reduces the residual phase error of the system. Figure 3 shows the simulation results of the phasedomain model for the s-domain approximation and the behavior model based on Verilog-HDL. The modeling parameters α f , ρ, and α p can be approximately expressed using M PI , b f rac , and N. In this simulation, the gains K dco and K pi are 2 MHz/code-change (=4π Mrps/code-change) and 2π/M PI rad/code-change, respectively. From Fig. 3 (a) , as M PI increases, the phase domain model simulation of the ADPLL shows that the loop bandwidth increases. The sdomain model has been validated against Verilog-HDL simulations in the previous studies [5] , [6] . From the behaviorlevel simulation shown in Fig. 3 (b) , as M PI increases, the settling time and frequency jitter variation both decrease. In this study, with f r =150 kHz, N=2700, b f rac =7, and M PI =2 6 (α f =2 −10 , ρ=2 −12 , and α p =2 −6 ), f n and ζ are 10 kHz and 0.85, respectively. Note that f n f r . The settling time (=4/ζω n ) is less than 70 μs.
From similar behavior-level simulation results for N=27-2700 and M PI =2 4 , 2 5 , and 2 6 and their comparison with the s-domain analytical model, the empirical approximations for α f , ρ, and α p were obtained in this study as 
The variables α f and ρ depend on the maximum number of digitized phase differences (N) and the phase resolution (∝1/M PI ). Equation (5) implies that α p depends on the range of the modulo of M PI (0, 1, · · ·, M PI −1) and the time resolution of the CLK (∝1/N). Table 1 shows the design considerations of the ADPLL based on the MICS band requirements. In this ADPLL, digital circuits are implemented based on the standard-cell library. To ensure low power consumption, a supply voltage of 0.7 V, which is the minimum voltage for the stable operation of the employed digital standard-cell circuits, is applied. The phase noise requirement for the MICS band is less than −100 dBc/Hz at an offset frequency of 200 kHz. Additionally, the frequency tuning specifications for the DCO are derived from the intended application with a periodic calibration, where the MICS reference tolerance is 100 ppm [1] . Accordingly, the target frequency resolution considering the margin is set to less than 30 kHz. The settling time is set to less than 100 μs for low start-up energy. From behaviorlevel simulations, the phase interpolation technique with 64 phases is used considering the margin, and it yields a phase deviation of 2π/64.
Design Considerations
Circuit Design and Implementation
Phase Frequency Detector and Controller
Figure 4 (a) shows the combination of the PFD and the controller used to convert the phase difference between the reference and feedback signals from the frequency divider to digital data. The employed PFD consists of D-flip-flops (DFFs), a NOR gate, and a delay element. As shown in Fig. 4 (b) , the DFFs are implemented by the true-singlephase-clock (TSPC) [10] for low-voltage operation. This structure has low power consumption and a large operating frequency range because of short gate delays in the critical reset path. Furthermore, the added delay element is helpful in preventing the dead-zone problem. It improves the phase adjustment and reduces the phase noise of the oscillator. The controller consists of an accumulator and registers to measure the PFD outputs and generates the control words. It uses a high CLK frequency to achieve high resolution. The delay element in the accumulator in Fig. 4 (a) is expressed as z −1/N . In this study, Verilog-HDL is used to design the controller. The logic-synthesizer is used to synthesize the module for gate-level circuits with a standard-cell library following a digital design flow. Figure 5 shows the structure of the PI. It consists of a polyphase filter (PPF), a resistive PI, and a PS. A combination of the PPF and PI is used to generate the 64-phase signal. First, quadrature signals are generated by the PPF from the DCO differential outputs. In this study, as shown in Fig. 6 (a) , a two-stage RC network PPF was employed because of the wide bandwidth [11] . A two-stage PPF is useful to enhance the robustness of the process variations in passive elements [12] . Furthermore, high load impedances can reduce component mismatch. The resistor and capacitor values of the two-stage PPF are R p1 =100 Ω, R p2 =82 Ω, and C p1 =C p2 =4.42 pF. The designed PPF has a bandwidth of 350 to 450 MHz and a phase error of 0.1 • . Second, an additional 15 signals are generated by the PI element, which consists of a resistor ladder between quadrature signals, as shown in Fig. 6 (b) , resulting in the 64-phase signal. The resistive voltage-mode interpolator generates the interpolation outputs with a symmetric zero-crossing [13] , [14] . More- over, the resistive interpolator reduces the power consumption in comparison with a current-mode interpolator [15] .
Phase Interpolator
Nonlinear resistor values were used to achieve equal phase differences. Figure 6 (c) shows a schematic of the resistor ladder-based PI element. The interpolated signals are defined by the resistance ratio. The resistance ratio k i
, · · ·, M PI /8) of the resistor ladder can be obtained from the following equation:
where φ=45 • /(M PI /8) is the phase difference. In the 64phase interpolator (M PI =2 6 ), φ=5.625 • . In this study, a resistance scale on the order of kΩ was used for the actual implementation of the resistor ladders. Based on the resistance ratio, the resistance of each branch resistor is
The PS selects one of them as an output signal based on the 64-phase signal according to the phase control word from the controller. This scheme ensures reliable operation and always presents 64 stabilized interpolated signals after the phase interpolation is settled. Because the output signal lock is selected among the 64 pre-settled signals generated by the PI, the output signal is always stabilized for small reference phase fluctuation. Figure 7 (a) shows the structure of the DCO, which consists of an LC-DCO core and digital logic blocks with two types of digital words (In int and In frac) for frequency tuning [16] . A thermometer coder employing dynamic element matching (DEM) is used to convert the input digital bit. DEM effectively eliminates component mismatches [17] . Thus, the influence of capacitor mismatch can be reduced by changing the capacitor selection [18] . In this study, dataweighted averaging (DWA) is considered as the DEM technique because it requires less hardware complexity and the distortion is at a higher frequency. Additionally, a thirdorder feedforward delta-sigma modulator (DSM) [19] is utilized to achieve precise frequency resolution. Digital tuning circuits are clocked with the high-frequency signal derived from the DCO output using a divide-by-32 circuit.
Digitally-Controlled Oscillator
A schematic of the differential LC-DCO is shown in Fig. 7 (b ). An NMOS cross-coupled pair is chosen for the oscillator core, which operates with a supply voltage of 0.7 V, because it has the advantage of common-mode noise suppression and low-voltage operation. The DCO oscillation frequency is determined by the tank inductance and capacitance. In this study, a dual-layer spiral inductor and switchable capacitor bank were used for the LC tank circuit. The inductance and Q factor of the spiral inductor L at 400 MHz were 8.18 nH and approximately 8, respectively. For low-voltage operation, a switchable capacitor bank [20] was utilized instead of a MOS varactor because it has a high Q factor, linear characteristics, and low temperature coefficients. The oscillation frequency was determined by integer and fractional frequency tuning steps. To achieve high frequency resolution (under 30 kHz), the control codes have 4-bit integer and 7-bit fractional steps. The main capacitance C corresponding to the inductance is 14.3 pF, and the tuning capacitance C bank is in the range of 0.1 to 1.6 pF to span the MICS band.
The CMOS devices operating in the weak-inversion region provide high transconductance for the given bias conditions. The required NMOS device transconductance g m that satisfies the unity loop gain at the oscillation frequency is set to 12 mS with a safety factor of 2 for stable oscillation. The NMOS devices were designed in the weak-inversion region to satisfy the required transconductance specification at a supply voltage of 0.7 V. The inversion coefficient IC provides a measure of the level of inversion for a given set of bias conditions and is given by [21] 
where I D is the drain current, I 0 is the technology current, and W n /L n is the device aspect ratio. Weak, moderate, and strong inversion correspond to IC<0.1, 0.1<IC<10, and IC>10, respectively. The weak-inversion operation is especially useful because g m /I D is nearly constant. Figure 8 shows the simulated value of g m /I D plotted against the IC ratio for different channel lengths. This plot demonstrates that g m /I D increases with decreasing IC. In weak-inversion regions, the longer channel lengths yield higher values of g m because longer devices have more ideal subthreshold slope factors. However, longer devices under weak-inversion would more likely result in impractically large device aspect ratios, resulting in the degradation of the unity-current-gain cut-off frequency f T . Considering the required g m , a channel with a length L n of 150 nm and a width W n of 800 μm was used for the NMOS pair transistors. Regarding this design point, g m is approximately 12 mS, and f T is 8.5 GHz, which is sufficient for operation in the MICS frequency band.
For the current biasing, resistive biasing with a top resistor R T with a resistance of approximately 380 Ω is utilized because of the inherent advantage of the low noise and large voltage output swing [22] . In addition, a bottom resistor R B with a low resistance of 10 Ω is utilized to obtain the common-mode rejection.
Programmable Frequency Divider
The employed programmable frequency divider is a pulseswallow type system based on a dual-modulus prescaler (DMP), as shown in Fig. 9 . It consists of a DMP (M/(M+1)), a pulse counter (P), and a swallow counter (S ). The division ratio is determined by changing the control words of either P or S . The fundamental speed limitation of this structure usually arises from the critical delay path of the modulus control (MC) signal. This structure adopts the MC retiming scheme using a DFF [23] . The gate count and critical delay path of the MC signal extending the timing margin are reduced, which provides a low-power and high-frequency operating range in low-voltage operation. Moreover, unlike conventional complex reset circuitry with a set-reset latch and FF, the MC signal is set and reset by a single triggering signal to eliminate the unwanted offset of the total division ratio. As a result, the division ratio of the first half of each period is given by S (M+1), and the second half of each period has a division ratio of (P−S )M. Thus, the total division ratio is simply MP+S . The reset circuitry is designed by tapping the divider output CLK out and feeding it as an input to the DFF clocked with DMP out . An OR gate is used to turn off the entire divider as an external power reset. Usually, the P code is fixed, and the S code is varied to allow the selection of successive channel values. In this study, M, P, and S are set to 32, 83, 25-43, respectively, to select the 10 channels of the MICS band. Therefore, the total division ratio is 2681-2699 for the reference CLK of 150 kHz. Table 2 summarizes the required division ratios for MICS band channel selection. Figure 10 shows a die photograph of the ADPLL fabricated in a 130-nm CMOS process with a supply voltage of 0.7 V. The total chip area including pads is 1.96 mm 2 , and the active chip area is approximately 0.64 mm 2 . The total power consumption of the fabricated ADPLL is 840 μW, where the DCO including the frequency-tuning and other digital blocks consume 700 and 140 μW, respectively. Figure 11 shows the measured DCO frequency tuning range. The fabricated LC-DCO has a wide integer frequency tuning range of 382 to 412 MHz that covers the MICS frequency band. The frequency resolution of integer tuning by 4-bit is approximately 2 MHz. The fractional frequency tuning range is achieved by using DSM. To obtain the precise fractional tuning range, data measured with the same codes are averaged. The fractional frequency resolution is approximately 18 kHz, which satisfies the target of the MICS band frequency tolerance. Figure 12 shows the output spectrum of the ADPLL. The measured reference spur is approximately −52 dBc at an offset frequency of 150 kHz from the carrier frequency; this obtained value is similar to those obtained in related studies. As many medical applications typically operate in isolated and protected environments with relatively short communication distances, the requirement for the reference spurs is less stringent than other requirements. Figure 13 shows the measured phase noise of the ADPLL at an operating frequency of 405 MHz. Digital blocks for frequency tuning introduce a spurious tone based on the quantization noise. A DWA spur with a −120 dBc/Hz is generated at an offset frequency of 6.8 MHz. Furthermore, the DSM generates a spur at a large offset of 12.5 MHz, which is nearly equal to the clock frequency. However, the generated spur has no influence on the phase noise because it is generated at Figure 14 shows the measured power consumption and phase noise for different supply voltages.
Experimental Results and Comparison
The fabricated ADPLL has a wide supply voltage operating range (0.7-1.2 V). Figure 15 shows the settling time response of the AD-PLL from one locked state to another, which was taken from the integer tuning of the DCO. The settling time is approximately 80 μs with ±1% accuracy.
To evaluate the ADPLL designed in this study, the well-known figure-of-merit (FoM) is employed [24] : FoM = L {Δ f } − 20 log 10 f c Δ f + 10 log 10 P diss 1 mW ,
where L {Δ f } is the phase noise at an offset frequency of Δ f , f c is the oscillation frequency, and P diss is the power dissipation. Table 3 summarizes the performance of the proposed ADPLL and compares this device with other PLLs in the MICS frequency band that have been reported in the existing literature. In comparison with the devices in such related works, the proposed ADPLL demonstrates better phase noise performance and faster settling time. Low phase noise is realized by weak-inversion operation and a resistive biasing technique. The wide frequency tuning range is achieved through the switchable capacitor bank controlled by digital logic blocks. The DSM is adopted to achieve precise frequency resolution with a small number of capacitors. Additionally, the ADPLL is rapidly settled through phase selection with the PI.
Conclusion
A low-voltage ADPLL design for use in biomedical RF transceivers was presented in this paper. In the proposed ADPLL, controller-based loop topology is used to control the phase and frequency to yield a stable ADPLL output signal. A DSM-based DCO is employed to achieve high frequency resolution, and low phase noise is achieved through weak-inversion operation and a resistive biasing technique. Moreover, the phase error is decreased by the PS with a 64phase signal from the PI. The ADPLL fabricated in a 130nm CMOS process achieves good phase noise performance, a wide frequency tuning range with precise frequency resolution, and rapid settling time for MICS band applications.
